

Inventor: Cheolsoo PARK
For: "Methods of Manufacturing Transistors
Using Dummy Gate Patterns"
Attorney Docket No. 20059/PIA31072
Sheet 1 of 7



Inventor: Cheolsoo PARK
For: "Methods of Manufacturing Transistors
Using Dummy Gate Patterns"
Attorney Docket No. 20059/PIA31072
Sheet 2 of 7





Inventor: Cheolsoo PARK
For: "Methods of Manufacturing Transistors
Using Dummy Gate Patterns"
Attorney Docket No. 20059/PIA31072
Sheet 3 of 7





FIG. 1C


Inventor: Cheolsoo PARK
For: "Methods of Manufacturing Transistors
Using Dummy Gate Patterns"
Attorney Docket No. 20059/PIA31072
Sheet 4 of 7






Inventor: Cheolsoo PARK
For: "Methods of Manufacturing Transistors
Using Dummy Gate Patterns"
Attorney Docket No. 20059/PIA31072
Sheet 5 of 7

FIG. 1E



Inventor: Cheolsoo PARK
For: "Methods of Manufacturing Transistors
Using Dummy Gate Patterns"
Attorney Docket No. 20059/PIA31072
Sheet 6 of 7



Inventor: Cheolsoo PARK For: "Methods of Manufacturing Transistors
Using Dummy Gate Patterns"
Attorney Docket No. 20059/PIA31072
Sheet 7 of 7

